<?xml version="1.0" encoding="utf-8" ?>
<?xml-stylesheet type="text/xsl" href="RSS_xslt_style.asp" version="1.0" ?>
<rss version="2.0" xmlns:WebWizForums="https://syndication.webwiz.net/rss_namespace/">
 <channel>
  <title>PCB Libraries Forum : SODFL &amp; SOTFL</title>
  <link>https://www.PCBLibraries.com/forum/</link>
  <description><![CDATA[This is an XML content feed of; PCB Libraries Forum : General Discussion : SODFL &amp; SOTFL]]></description>
  <pubDate>Sun, 05 Apr 2026 14:08:55 +0000</pubDate>
  <lastBuildDate>Tue, 26 Nov 2024 11:23:37 +0000</lastBuildDate>
  <docs>http://blogs.law.harvard.edu/tech/rss</docs>
  <generator>Web Wiz Forums 12.07</generator>
  <ttl>360</ttl>
  <WebWizForums:feedURL>https://www.PCBLibraries.com/forum/RSS_post_feed.asp?TID=3244</WebWizForums:feedURL>
  <image>
   <title><![CDATA[PCB Libraries Forum]]></title>
   <url>https://www.PCBLibraries.com/forum/forum_images/PCBLForumLogo.gif</url>
   <link>https://www.PCBLibraries.com/forum/</link>
  </image>
  <item>
   <title><![CDATA[SODFL &amp; SOTFL : SOD is Gull Wing leads:SODFL is...]]></title>
   <link>https://www.PCBLibraries.com/forum/sodfl-sotfl_topic3244_post13700.html#13700</link>
   <description>
    <![CDATA[<strong>Author:</strong> <a href="https://www.PCBLibraries.com/forum/member_profile.asp?PF=3">Tom H</a><br /><strong>Subject:</strong> 3244<br /><strong>Posted:</strong> 26 Nov 2024 at 11:23am<br /><br />SOD is Gull Wing leads:&nbsp;<div><br></div><div><img src="uploads/3/SOD_3D.png" height="169" width="227" border="0" /><br></div><div><br></div><div>SODFL is Flat Leads:&nbsp;</div><div><br></div><div><img src="uploads/3/SODFL_3D.png" height="169" width="227" border="0" /><br></div><div><br></div><div>BTC (Bottom Terminal Component) = QFN, SON, PQFN, PSON, BGA, LGA. CGA, etc.</div><div><br></div>]]>
   </description>
   <pubDate>Tue, 26 Nov 2024 11:23:37 +0000</pubDate>
   <guid isPermaLink="true">https://www.PCBLibraries.com/forum/sodfl-sotfl_topic3244_post13700.html#13700</guid>
  </item> 
  <item>
   <title><![CDATA[SODFL &amp; SOTFL :   Tom H wrote:It&amp;#039;s the same...]]></title>
   <link>https://www.PCBLibraries.com/forum/sodfl-sotfl_topic3244_post13684.html#13684</link>
   <description>
    <![CDATA[<strong>Author:</strong> <a href="https://www.PCBLibraries.com/forum/member_profile.asp?PF=18769">MGOS</a><br /><strong>Subject:</strong> 3244<br /><strong>Posted:</strong> 23 Oct 2024 at 1:39am<br /><br /><table width="99%"><tr><td class="BBquote"><img src="forum_images/quote_box.png" title="Originally posted by Tom H" alt="Originally posted by Tom H" style="vertical-align: text-bottom;" /> <strong>Tom H wrote:</strong><br /><br />It's the same concept.</td></tr></table> <br><div><br></div><div>Apologies for hijacking this thread, but I'd rather ask here then create a new thread for the same SODFL package type, if that is OK.<br><br>I have some difficulties classifying this type of components as to IPC standard (IPC-A-610J, class 3); mainly, is there a definite type to which they belong and I can check during PCB inspection? For instance, based on figures and specs I could classify as:<br><ul style="margin-top:0;margin-bottom:0;" ="disc"><li style="font-size:11pt;font-family:Calibri,sans-serif;margin:0;"><span style="font-family:Aptos,sans-serif;" lang="en-GB" -olk-copy-source="Message">Flat Gull wing leads -&gt; mentions SOD (not SODFL specifically),<br></span></li><li style="font-size:11pt;font-family:Calibri,sans-serif;margin:0;"><span style="font-family:Aptos,sans-serif;" lang="en-GB">Flat lug leads -&gt; J version has added an image of LED (Figure 8-140), whilst pin looks similar to SODFL pin or<br></span></li><li style="font-size:11pt;font-family:Calibri,sans-serif;margin:0;"><span style="font-family:Aptos,sans-serif;" lang="en-GB">BTC -&gt; whilst image also look similar to SODFL pins (in regards to Figure 8-161)<br></span></li></ul><div><br></div><div>I know text has precedence to images that is why I am asking this to finally sort this out for me. Thank you for information.<br></div></div>]]>
   </description>
   <pubDate>Wed, 23 Oct 2024 01:39:32 +0000</pubDate>
   <guid isPermaLink="true">https://www.PCBLibraries.com/forum/sodfl-sotfl_topic3244_post13684.html#13684</guid>
  </item> 
  <item>
   <title><![CDATA[SODFL &amp; SOTFL : Thank you so much Tom! ]]></title>
   <link>https://www.PCBLibraries.com/forum/sodfl-sotfl_topic3244_post12898.html#12898</link>
   <description>
    <![CDATA[<strong>Author:</strong> <a href="https://www.PCBLibraries.com/forum/member_profile.asp?PF=17292">mohamedjubair.k</a><br /><strong>Subject:</strong> 3244<br /><strong>Posted:</strong> 05 Mar 2023 at 8:53am<br /><br />Thank you so much Tom!]]>
   </description>
   <pubDate>Sun, 05 Mar 2023 08:53:21 +0000</pubDate>
   <guid isPermaLink="true">https://www.PCBLibraries.com/forum/sodfl-sotfl_topic3244_post12898.html#12898</guid>
  </item> 
  <item>
   <title><![CDATA[SODFL &amp; SOTFL : It&amp;#039;s the same concept. You...]]></title>
   <link>https://www.PCBLibraries.com/forum/sodfl-sotfl_topic3244_post12897.html#12897</link>
   <description>
    <![CDATA[<strong>Author:</strong> <a href="https://www.PCBLibraries.com/forum/member_profile.asp?PF=3">Tom H</a><br /><strong>Subject:</strong> 3244<br /><strong>Posted:</strong> 04 Mar 2023 at 9:45am<br /><br />It's the same concept. You take the "Nominal <b>c</b>" dimension (and round up to the nearest 0.05) and that is your Toe goal.&nbsp;<div><br></div><div>Anything bigger than that is a waste of PCB real-estate and excess solder.&nbsp;</div><div><br></div><div>The main strength in the solder joint is under the terminal lead.&nbsp;</div><div><br></div><div><img src="uploads/3/SODFL.png" height="507" width="865" border="0" /><br></div><div>&nbsp;</div>]]>
   </description>
   <pubDate>Sat, 04 Mar 2023 09:45:08 +0000</pubDate>
   <guid isPermaLink="true">https://www.PCBLibraries.com/forum/sodfl-sotfl_topic3244_post12897.html#12897</guid>
  </item> 
  <item>
   <title><![CDATA[SODFL &amp; SOTFL : Hi Tom,Thank you for you quick...]]></title>
   <link>https://www.PCBLibraries.com/forum/sodfl-sotfl_topic3244_post12896.html#12896</link>
   <description>
    <![CDATA[<strong>Author:</strong> <a href="https://www.PCBLibraries.com/forum/member_profile.asp?PF=17292">mohamedjubair.k</a><br /><strong>Subject:</strong> 3244<br /><strong>Posted:</strong> 03 Mar 2023 at 6:10pm<br /><br />Hi Tom,<div><br><div>Thank you for you quick reply.&nbsp;</div><div><br></div><div>Actually I need information about Flat Lead component like attached.</div><div><img src="uploads/17292/Screenshot_20230304-063934_Chrome.jpg" height="700" width="882" border="0" /></div></div>]]>
   </description>
   <pubDate>Fri, 03 Mar 2023 18:10:52 +0000</pubDate>
   <guid isPermaLink="true">https://www.PCBLibraries.com/forum/sodfl-sotfl_topic3244_post12896.html#12896</guid>
  </item> 
  <item>
   <title><![CDATA[SODFL &amp; SOTFL : Per IPC J-STD-001 Standard, the...]]></title>
   <link>https://www.PCBLibraries.com/forum/sodfl-sotfl_topic3244_post12895.html#12895</link>
   <description>
    <![CDATA[<strong>Author:</strong> <a href="https://www.PCBLibraries.com/forum/member_profile.asp?PF=3">Tom H</a><br /><strong>Subject:</strong> 3244<br /><strong>Posted:</strong> 03 Mar 2023 at 8:59am<br /><br />Per IPC J-STD-001 Standard, the Toe value is determined by the Terminal Lead Thickness.&nbsp;<div><br></div><div>This is the example of the Gull Wing Terminal Lead form.<br><div><br></div><div><br></div><div>&nbsp;<img src="uploads/3/Gullwing_Toe_Calculati&#111;n.png" height="492" width="583" border="0" /></div><div><br></div></div>]]>
   </description>
   <pubDate>Fri, 03 Mar 2023 08:59:01 +0000</pubDate>
   <guid isPermaLink="true">https://www.PCBLibraries.com/forum/sodfl-sotfl_topic3244_post12895.html#12895</guid>
  </item> 
  <item>
   <title><![CDATA[SODFL &amp; SOTFL : Hi Tom,I read the IPC-7351 document...]]></title>
   <link>https://www.PCBLibraries.com/forum/sodfl-sotfl_topic3244_post12894.html#12894</link>
   <description>
    <![CDATA[<strong>Author:</strong> <a href="https://www.PCBLibraries.com/forum/member_profile.asp?PF=17292">mohamedjubair.k</a><br /><strong>Subject:</strong> 3244<br /><strong>Posted:</strong> 03 Mar 2023 at 4:13am<br /><br />Hi Tom,<div><br></div><div>I read the IPC-7351 document and I did not see solder joint goal table for flat leads &#091;SODFL and SOTFL&#093; components.&nbsp;</div><div><br></div><div>But in library calculator Toe joint value found as 0.20 mm.&nbsp;</div><div><br></div><div>From where did they find this value. Is this 0.20 mm is fine for Toe end.</div><div><br></div><div><span style="white-space:pre">		</span><img src="uploads/17292/SOD.JPG" height="168" width="302" border="0" /></div><div><br></div><div></div>]]>
   </description>
   <pubDate>Fri, 03 Mar 2023 04:13:46 +0000</pubDate>
   <guid isPermaLink="true">https://www.PCBLibraries.com/forum/sodfl-sotfl_topic3244_post12894.html#12894</guid>
  </item> 
 </channel>
</rss>