http://www.pcblibraries.com/downloads" rel="nofollow -  Fixes & Enhancements: - Calculators:
- New - Added Through-hole 'Minimum Pad to Pad Clearance' option and violation warning
- Synchronized the local 'SMD Pad Stack Rules' roundoff values to match the master Option Design roundoff settings
- TO220 Vertical - Pin renaming restored and the ability to assign alphanumeric pin names
- Library Editor:
- Find/Replace Feature: fixed an issue with searching and replacing text strings with spaces
- Drafting Symbols:
- Fixed an issue with editing existing polarity symbol line widths
- Options:
- Design Pad Size and Pad Place round offs added to Calculator Rules
- Drafting > Assembly - added a new option for pin 1 Polarity Dot
- The default Assembly Polarity marker is chamfer
- Edit your master Option file to use this new feature
- There are min/max settings to automate scaling the dot diameter for small and large packages
- FP Designer:
- Set the Silkscreen and Assembly Ref Des label orientation to be Right Reading regardless of the footprint rotation
- Selection for pins, shapes, lines, and ref des labels is simplified so the View Properties context menu doesn't need to be closed and reopened every time a new selection is made
- Corrected pad stack names for PTH Thermal Relief and unique pad stacks
- CAD Tool Interfaces:
- Xpedition:
- Added the new default text font 'vf_std' while keeping the original text font 'VeriBest Gerber 0' as an option
- Write line for translator syntax changed from 'PASTE_MASK' to 'SOLDER_PASTE'
- Cadence - improved translations for PLACE_BOUND_TOP & DISPLAY_TOP
- 3D STEP Models:
- DFNs - Polarity color removed in Options. There are no 3D STEP model polarity marking for DFNs
- User Guide:
- Updated with the latest features
------------- Stay connected - follow us! https://twitter.com/PCBLibraries" rel="nofollow - X - http://www.linkedin.com/company/pcb-libraries-inc-/" rel="nofollow - LinkedIn
|