PCB Libraries Forum : Transistor Outline (TO, DPAK) query https://www.PCBLibraries.com/forum/ Tue, 07 Apr 2026 01:17:32 +0000 Tue, 23 Oct 2012 20:27:18 +0000 http://blogs.law.harvard.edu/tech/rss Web Wiz Forums 12.07 360 https://www.PCBLibraries.com/forum/RSS_post_feed.asp?TID=474 <![CDATA[PCB Libraries Forum]]> https://www.PCBLibraries.com/forum/forum_images/PCBLForumLogo.gif https://www.PCBLibraries.com/forum/ <![CDATA[Transistor Outline (TO, DPAK) query : The mfr. does not provide...]]> https://www.PCBLibraries.com/forum/transistor-outline-to-dpak-query_topic474_post2119.html#2119 Author: Tom H
Subject: 474
Posted: 23 Oct 2012 at 8:27pm

The mfr. does not provide the Maximum Thermal pad length (dimension "E2").
 
In that case, you should always Tweak the E2 dimension so that the Pad Length is at least equal to the mfr. recommended footprint (land pattern).
 
The recommended footprint E2 dimension for one of the parts is -
6.99 mm - http://www.national.com/packaging/mkt/ts5b.pdf 
10.41 mm - http://www.ti.com/lit/ds/symlink/lm2595.pdf 
So there are 2 different footprint patterns (2 different FPX files).
 
If you personally want to make a singe pattern that will fit both parts then you need to use the largest E2 value of the 2 components. You can also use the "Footprint" tab and enter the mfr recommended footprint values to create that unique pattern.
 
]]> Tue, 23 Oct 2012 20:27:18 +0000 https://www.PCBLibraries.com/forum/transistor-outline-to-dpak-query_topic474_post2119.html#2119 <![CDATA[Transistor Outline (TO, DPAK) query : Could you confirm that this...]]> https://www.PCBLibraries.com/forum/transistor-outline-to-dpak-query_topic474_post1410.html#1410 Author: jameshead
Subject: 474
Posted: 24 Jul 2012 at 2:49am

Could you confirm that this view and calculation is okay for National Semiconductor part LM2595S?

The datasheet is here:

http://www.ti.com/lit/ds/symlink/lm2595.pdf

But there's a better drawing here:

http://www.national.com/packaging/mkt/ts5b.pdf

Entered dimensions were:



D1 and D were put in as the same value.

E Min was put in as 13.85 mm based on using a +/- 0.25 mm tolerance which I used based on the main tolerance they'd used of +/- 0.25 else where on the drawing - not too disimilar to the +/- 0.2 mm tolerance suggested by Tom earlier for missing dimensions.

I took L1 from the datasheet as 1.27 max and made a similar application of a +/- 0.25 mm tolerance, then worked out E1, E, and E2.

E1 max = 1.27 + (8.64 + 0.25) = 10.16 mm
E1 min = (1.27 - 0.5) + (8.64 - 0.25) = 9.16 mm

E2 max = 1.27 + (5.08 + 0.5) = 6.85 mm
E2 min = (1.27 - 0.5) + 5.08 = 5.85 mm

L was given as 1.98 with no tolerance so again I put in a +/- 0.25 mm tolerance.

L1 max = 1.27 mm
L1 min = 1.27 - 0.5 = 0.77 mm

Dimensions shown after entry were:



Footprint view is:




Normally I'd not be too bothered if I was just doing this footprint for myself but I am conciously aware that these may end up in FPX files used by others so just wanted some feedback on what's expected for these packages.



]]> Tue, 24 Jul 2012 02:49:19 +0000 https://www.PCBLibraries.com/forum/transistor-outline-to-dpak-query_topic474_post1410.html#1410