<?xml version="1.0" encoding="utf-8" ?>
<?xml-stylesheet type="text/xsl" href="RSS_xslt_style.asp" version="1.0" ?>
<rss version="2.0" xmlns:WebWizForums="https://syndication.webwiz.net/rss_namespace/">
 <channel>
  <title>PCB Libraries Forum : Mfr Recommended, Tolerances &amp; Affected Pad Stacks</title>
  <link>https://www.PCBLibraries.com/forum/</link>
  <description><![CDATA[This is an XML content feed of; PCB Libraries Forum : Questions &amp; Answers : Mfr Recommended, Tolerances &amp; Affected Pad Stacks]]></description>
  <pubDate>Fri, 28 Aug 2026 03:44:06 +0000</pubDate>
  <lastBuildDate>Fri, 28 Aug 2026 01:34:03 +0000</lastBuildDate>
  <docs>http://blogs.law.harvard.edu/tech/rss</docs>
  <generator>Web Wiz Forums 12.07</generator>
  <ttl>30</ttl>
  <WebWizForums:feedURL>https://www.PCBLibraries.com/forum/RSS_post_feed.asp?TID=3699</WebWizForums:feedURL>
  <image>
   <title><![CDATA[PCB Libraries Forum]]></title>
   <url>https://www.PCBLibraries.com/forum/forum_images/PCBLForumLogo.gif</url>
   <link>https://www.PCBLibraries.com/forum/</link>
  </image>
  <item>
   <title><![CDATA[Mfr Recommended, Tolerances &amp; Affected Pad Stacks : QUESTION:  MINI-CIRCUITS has...]]></title>
   <link>https://www.PCBLibraries.com/forum/mfr-recommended-tolerances-affected-pad-stacks_topic3699_post14640.html#14640</link>
   <description>
    <![CDATA[<strong>Author:</strong> <a href="https://www.PCBLibraries.com/forum/member_profile.asp?PF=1">Nick B</a><br /><strong>Subject:</strong> 3699<br /><strong>Posted:</strong> 28 Aug 2026 at 1:34am<br /><br /><div><b>QUESTION:</b></div><table width="99%"><tr><td class="BBquote"><img src="forum_images/quote_box.png" title="Quote" alt="Quote" style="vertical-align: text-bottom;" /> MINI-CIRCUITS has a wide range of RF devices with non-JEDEC/custom package types, e.g. the selected DLFCG-540+ (Case GE0805C-1) 6-pin SMT ceramic filter.<div><img src="uploads/1/QA-260828A_Q1.png" height="456" width="636" border="0" /><br></div><div>In this case (and for their other components), the part outline has tolerances both on the termination width E (which is normal) and the pitch G (which, I think, is singular). The same G pitch value is used for their PCB land pattern recommendation, with different tolerances. <b>Note - "Suggested Layout Tolerance to be within +/-.002"</b></div><div><div><br></div><div><div>Looks weird to me, at least unusual. As far as I know, the component termination pitch has no related tolerances and has often a BSC (Basic Spacing between Centers) mention.</div><div><br></div><div>We faced placement issues with this part and are about to discuss the point with MINI-CIRCUITS.</div><div><br></div><div>Below is an IPC-7352 extract that does not help and confuses me. I would have rather see the sentence as "the pin pitch of the land pattern should match the pin pitch of the component datasheet" (or POD, drawing).</div></div><div><img src="uploads/1/QA-260828A_Q2.png" height="61" width="986" border="0" /></div><div><br></div><div>I would welcome your thoughts on this topic.</div><div></td></tr></table></div></div><div><br></div><div><b>ANSWER:</b></div><div><div>Manufacturer package tolerances are mostly too robust and not reality. They don't realize that their tolerances impact pad stack calculations and all the drafting outlines that are mapped to the maximum material condition.&nbsp;</div><div><br></div><div>Any package with dimensions like a 0805 package should have a realistic maximum tolerance of 0.15 mm max, 0.10 mm nom. or 0.05 mm minimum. We prefer to use the minimum tolerance of 0.05 because it's realistic.</div><div><br></div><div>It’s the goal of every component manufacturer to create packages near the Nominal Package Dimensions and their recommended patterns prove that.</div><div><img src="uploads/1/QA-260828A_A1.png" height="197" width="904" border="0" /><br></div><div><br></div><div>The Mini-Circuits Recommended Pattern does not accommodate their package in the Minimum or Maximum material condition for the tolerances they provide.&nbsp;</div><div><br></div><div>i.e.: if you used the manufacturer package dimensions in the minimum or maximum tolerances, would they fit on the pattern?</div><div><br></div><div>Here is the Mini-Circuits Recommended Pattern using their negative tolerance.</div><div>Pad stacks are too way robust for their minimum material condition.&nbsp;</div><div><img src="uploads/1/QA-260828A_A2.png" height="386" width="333" border="0" /><br><br>Here is the Mini-Circuits Recommended Pattern using their positive tolerance.&nbsp;</div><div>Not sufficient pad stack for maximum material condition.&nbsp;</div><div><img src="uploads/1/QA-260828A_A3.png" height="387" width="349" border="0" /><br></div><div><br></div><div>Here is the Mini-Circuits Recommended Pattern using no tolerances.&nbsp;</div><div>Perfect pattern for a package using no tolerances.</div><div><img src="uploads/1/QA-260828A_A4.png" height="386" width="339" border="0" /><br><br>It looks like Mini-Circuits did not use their own tolerances when they created their Recommended Pattern.&nbsp;</div><div><br></div><div>Component manufacturers need to make their package tolerances realistic. They should measure the packages coming off the manufacturing line to print the real package tolerances in the datasheets. Don't make up fictious tolerances that don’t match reality.</div></div><div><br></div>]]>
   </description>
   <pubDate>Fri, 28 Aug 2026 01:34:03 +0000</pubDate>
   <guid isPermaLink="true">https://www.PCBLibraries.com/forum/mfr-recommended-tolerances-affected-pad-stacks_topic3699_post14640.html#14640</guid>
  </item> 
 </channel>
</rss>