<?xml version="1.0" encoding="utf-8" ?>
<?xml-stylesheet type="text/xsl" href="RSS_xslt_style.asp" version="1.0" ?>
<rss version="2.0" xmlns:WebWizForums="https://syndication.webwiz.net/rss_namespace/">
 <channel>
  <title>PCB Libraries Forum : DFN  &quot;L&quot; &quot;N&quot; &quot;M&quot; values</title>
  <link>https://www.PCBLibraries.com/forum/</link>
  <description><![CDATA[This is an XML content feed of; PCB Libraries Forum : Questions &amp; Answers : DFN  &quot;L&quot; &quot;N&quot; &quot;M&quot; values]]></description>
  <pubDate>Tue, 07 Apr 2026 05:20:55 +0000</pubDate>
  <lastBuildDate>Mon, 23 Mar 2015 13:33:11 +0000</lastBuildDate>
  <docs>http://blogs.law.harvard.edu/tech/rss</docs>
  <generator>Web Wiz Forums 12.07</generator>
  <ttl>360</ttl>
  <WebWizForums:feedURL>https://www.PCBLibraries.com/forum/RSS_post_feed.asp?TID=1616</WebWizForums:feedURL>
  <image>
   <title><![CDATA[PCB Libraries Forum]]></title>
   <url>https://www.PCBLibraries.com/forum/forum_images/PCBLForumLogo.gif</url>
   <link>https://www.PCBLibraries.com/forum/</link>
  </image>
  <item>
   <title><![CDATA[DFN  &quot;L&quot; &quot;N&quot; &quot;M&quot; values :  Thanks Tom. ]]></title>
   <link>https://www.PCBLibraries.com/forum/dfn-l-n-m-values_topic1616_post6586.html#6586</link>
   <description>
    <![CDATA[<strong>Author:</strong> <a href="https://www.PCBLibraries.com/forum/member_profile.asp?PF=545">lalexman</a><br /><strong>Subject:</strong> 1616<br /><strong>Posted:</strong> 23 Mar 2015 at 1:33pm<br /><br />Thanks Tom.]]>
   </description>
   <pubDate>Mon, 23 Mar 2015 13:33:11 +0000</pubDate>
   <guid isPermaLink="true">https://www.PCBLibraries.com/forum/dfn-l-n-m-values_topic1616_post6586.html#6586</guid>
  </item> 
  <item>
   <title><![CDATA[DFN  &quot;L&quot; &quot;N&quot; &quot;M&quot; values :  On all &amp;#034;Bottom Only&amp;#034;...]]></title>
   <link>https://www.PCBLibraries.com/forum/dfn-l-n-m-values_topic1616_post6585.html#6585</link>
   <description>
    <![CDATA[<strong>Author:</strong> <a href="https://www.PCBLibraries.com/forum/member_profile.asp?PF=3">Tom H</a><br /><strong>Subject:</strong> 1616<br /><strong>Posted:</strong> 23 Mar 2015 at 1:31pm<br /><br />On all "Bottom Only" terminals, LGA, CGA, BGA, 2, 3, 4 pin DFN, PSON, PQFN there is no Toe, Heel or Side. There is a periphery, meaning that whatever the value is, it's the same on all sides. <div>&nbsp;</div><div>And once a component package is less than 1.6 mm the 3-tier system is thrown out and only one pad size is preferred. </div><div>&nbsp;</div>]]>
   </description>
   <pubDate>Mon, 23 Mar 2015 13:31:34 +0000</pubDate>
   <guid isPermaLink="true">https://www.PCBLibraries.com/forum/dfn-l-n-m-values_topic1616_post6585.html#6585</guid>
  </item> 
  <item>
   <title><![CDATA[DFN  &quot;L&quot; &quot;N&quot; &quot;M&quot; values :  On a 2 leadDFN it looks like...]]></title>
   <link>https://www.PCBLibraries.com/forum/dfn-l-n-m-values_topic1616_post6584.html#6584</link>
   <description>
    <![CDATA[<strong>Author:</strong> <a href="https://www.PCBLibraries.com/forum/member_profile.asp?PF=545">lalexman</a><br /><strong>Subject:</strong> 1616<br /><strong>Posted:</strong> 23 Mar 2015 at 1:23pm<br /><br />On a 2 lead&nbsp;DFN it looks like there are no values you can enter for the toe,side, and heel ? Is this correct ? Also the default values for density level for the Flat No-Lead Side length &lt;1.6MM are all the same for "L" "N" "M". Is this correct ? ]]>
   </description>
   <pubDate>Mon, 23 Mar 2015 13:23:04 +0000</pubDate>
   <guid isPermaLink="true">https://www.PCBLibraries.com/forum/dfn-l-n-m-values_topic1616_post6584.html#6584</guid>
  </item> 
 </channel>
</rss>