<?xml version="1.0" encoding="utf-8" ?>
<?xml-stylesheet type="text/xsl" href="RSS_xslt_style.asp" version="1.0" ?>
<rss version="2.0" xmlns:WebWizForums="https://syndication.webwiz.net/rss_namespace/">
 <channel>
  <title>PCB Libraries Forum : Difference PROHIBIT_VIA_HOLE and PROHIBIT_VIA</title>
  <link>https://www.PCBLibraries.com/forum/</link>
  <description><![CDATA[This is an XML content feed of; PCB Libraries Forum : Questions &amp; Answers : Difference PROHIBIT_VIA_HOLE and PROHIBIT_VIA]]></description>
  <pubDate>Sun, 19 Apr 2026 03:08:30 +0000</pubDate>
  <lastBuildDate>Fri, 12 Feb 2021 09:01:01 +0000</lastBuildDate>
  <docs>http://blogs.law.harvard.edu/tech/rss</docs>
  <generator>Web Wiz Forums 12.07</generator>
  <ttl>360</ttl>
  <WebWizForums:feedURL>https://www.PCBLibraries.com/forum/RSS_post_feed.asp?TID=2815</WebWizForums:feedURL>
  <image>
   <title><![CDATA[PCB Libraries Forum]]></title>
   <url>https://www.PCBLibraries.com/forum/forum_images/PCBLForumLogo.gif</url>
   <link>https://www.PCBLibraries.com/forum/</link>
  </image>
  <item>
   <title><![CDATA[Difference PROHIBIT_VIA_HOLE and PROHIBIT_VIA : I have the following definitions...]]></title>
   <link>https://www.PCBLibraries.com/forum/difference-prohibit-via-hole-and-prohibit-via_topic2815_post11214.html#11214</link>
   <description>
    <![CDATA[<strong>Author:</strong> <a href="https://www.PCBLibraries.com/forum/member_profile.asp?PF=3">Tom H</a><br /><strong>Subject:</strong> 2815<br /><strong>Posted:</strong> 12 Feb 2021 at 9:01am<br /><br /><div>I have the following definitions for you:</div><div><br></div><div>- Via Keepout: prevents a via being placed on that layer.</div><div>- Via Hole Keepout: allows a via to be stop on that layer, but prevents it passing through the dielectric layer below that layer.</div><div><br></div><div>As Via Hole Keepout prevents a via from going through the dielectric layer below it, it is not valid for the bottom layer due to having no dielectric layer below.</div><div><br></div><div>This function was not available in the older CADSTAR.</div><div><br></div><div>Best regards / Mit freundlichen Grüßen</div><div>&nbsp;</div><div>Karl-Heinz Kluwetasch</div><div>Geschäftsführender Gesellschafter&nbsp; |&nbsp; Chief Executive Officer</div><div><br></div>]]>
   </description>
   <pubDate>Fri, 12 Feb 2021 09:01:01 +0000</pubDate>
   <guid isPermaLink="true">https://www.PCBLibraries.com/forum/difference-prohibit-via-hole-and-prohibit-via_topic2815_post11214.html#11214</guid>
  </item> 
  <item>
   <title><![CDATA[Difference PROHIBIT_VIA_HOLE and PROHIBIT_VIA : Hello all,Can someone explain...]]></title>
   <link>https://www.PCBLibraries.com/forum/difference-prohibit-via-hole-and-prohibit-via_topic2815_post11212.html#11212</link>
   <description>
    <![CDATA[<strong>Author:</strong> <a href="https://www.PCBLibraries.com/forum/member_profile.asp?PF=11036">Olaf.MuellerAE</a><br /><strong>Subject:</strong> 2815<br /><strong>Posted:</strong> 10 Feb 2021 at 2:04am<br /><br />Hello all,<div><br></div><div>Can someone explain me the difference between&nbsp;PROHIBIT_VIA and&nbsp;PROHIBIT_VIA_HOLE?</div><div><br></div><div>These keep-out layers come up during eCADSTAR export.</div><div><br></div><div>For me each PROHIBIT_VIA is also a PROHIBIT_VIA_HOLE. I see no sense for a single PROHIBIT_VIA_HOLE area.</div><div><br></div><div>Best Regards,</div><div>Olaf</div>]]>
   </description>
   <pubDate>Wed, 10 Feb 2021 02:04:51 +0000</pubDate>
   <guid isPermaLink="true">https://www.PCBLibraries.com/forum/difference-prohibit-via-hole-and-prohibit-via_topic2815_post11212.html#11212</guid>
  </item> 
 </channel>
</rss>