<?xml version="1.0" encoding="utf-8" ?>
<?xml-stylesheet type="text/xsl" href="RSS_xslt_style.asp" version="1.0" ?>
<rss version="2.0" xmlns:WebWizForums="https://syndication.webwiz.net/rss_namespace/">
 <channel>
  <title>PCB Libraries Forum : IPC-7351 Placement Tolerance Setting</title>
  <link>https://www.PCBLibraries.com/forum/</link>
  <description><![CDATA[This is an XML content feed of; PCB Libraries Forum : Questions &amp; Answers : IPC-7351 Placement Tolerance Setting]]></description>
  <pubDate>Sat, 18 Apr 2026 00:33:36 +0000</pubDate>
  <lastBuildDate>Fri, 10 Feb 2023 11:43:02 +0000</lastBuildDate>
  <docs>http://blogs.law.harvard.edu/tech/rss</docs>
  <generator>Web Wiz Forums 12.07</generator>
  <ttl>360</ttl>
  <WebWizForums:feedURL>https://www.PCBLibraries.com/forum/RSS_post_feed.asp?TID=1733</WebWizForums:feedURL>
  <image>
   <title><![CDATA[PCB Libraries Forum]]></title>
   <url>https://www.PCBLibraries.com/forum/forum_images/PCBLForumLogo.gif</url>
   <link>https://www.PCBLibraries.com/forum/</link>
  </image>
  <item>
   <title><![CDATA[IPC-7351 Placement Tolerance Setting : Today&amp;#039;s pick &amp;amp; place...]]></title>
   <link>https://www.PCBLibraries.com/forum/ipc7351-placement-tolerance-setting_topic1733_post12860.html#12860</link>
   <description>
    <![CDATA[<strong>Author:</strong> <a href="https://www.PCBLibraries.com/forum/member_profile.asp?PF=3">Tom H</a><br /><strong>Subject:</strong> 1733<br /><strong>Posted:</strong> 10 Feb 2023 at 11:43am<br /><br />Today's pick &amp; place machines have a tolerance of +/- 0.01 mm.&nbsp;<div><br></div><div>How old is the image that you posted?&nbsp;</div><div><br></div><div>The V23 footprint expert allows the user to edit that assembly tolerance to match the age of the machines you use.&nbsp;</div><div><br></div><div>However, the pad stack calculations are so subtle that the difference between 0.025 assembly tolerance and 0.00 is too small to be concerned.&nbsp;</div><div><br></div>]]>
   </description>
   <pubDate>Fri, 10 Feb 2023 11:43:02 +0000</pubDate>
   <guid isPermaLink="true">https://www.PCBLibraries.com/forum/ipc7351-placement-tolerance-setting_topic1733_post12860.html#12860</guid>
  </item> 
  <item>
   <title><![CDATA[IPC-7351 Placement Tolerance Setting : Hi to all,I reopen this threat...]]></title>
   <link>https://www.PCBLibraries.com/forum/ipc7351-placement-tolerance-setting_topic1733_post12849.html#12849</link>
   <description>
    <![CDATA[<strong>Author:</strong> <a href="https://www.PCBLibraries.com/forum/member_profile.asp?PF=15739">dramos</a><br /><strong>Subject:</strong> 1733<br /><strong>Posted:</strong> 10 Feb 2023 at 2:06am<br /><br />Hi to all,<div><br></div><div>I reopen this threat because the new release of IPC-7352 changes the fabrication tolerances and the placement tolerances to 0.00. Due to this the negative values of the solder joints change&nbsp; to 0.00, as well.</div><div><br></div><div>I can understand the reason to modify the fabrication tolerance value, it has a lot of sense. The pcb manufacturer applies a correction factor to the pcb due to the etching. Creating a footprint with a fabrication tolerance is to apply twice this tolerance.</div><div><br></div><div>My question is related to the placement tolerance. Untill now this value was 0.025mm and I cannot understand the reason to modify it to 0.00.&nbsp;</div><div>For example if a P&amp;P machine has an accuracy of +/-50um (3 sigma), assuming that the component placement is a normal distribution&nbsp;</div><div><br></div><div><img src="uploads/15739/1_mjDLBO_u4S2FM1xd79neng.png" height="322" width="450" border="0" /><br></div><div><br></div><div>I think that it means that:</div><div><ul><li>the 68.2% of the components will be placed with a tolerance +/- 17.05 um</li><li>the 95.4% of the components will be placed with a tolerance +/- 23.85 um</li><li>the 99.7% of the components will be placed with a tolerance +/- 24.925 um</li></ul><div>So the placement tolerance of +/- 0.025 mm is not a value far from the reality.</div><div><br></div>I am not a designer with so many years of experience like many of the members of Footprint Expert Family and this is the reason why I need your help. I need to understand this subject of tolerances.</div><div><br></div><div>Many thanks for help to all of you.</div><div><br></div><div>Regards.</div><div>David</div>]]>
   </description>
   <pubDate>Fri, 10 Feb 2023 02:06:06 +0000</pubDate>
   <guid isPermaLink="true">https://www.PCBLibraries.com/forum/ipc7351-placement-tolerance-setting_topic1733_post12849.html#12849</guid>
  </item> 
  <item>
   <title><![CDATA[IPC-7351 Placement Tolerance Setting : Many thanks for your explanation....]]></title>
   <link>https://www.PCBLibraries.com/forum/ipc7351-placement-tolerance-setting_topic1733_post7094.html#7094</link>
   <description>
    <![CDATA[<strong>Author:</strong> <a href="https://www.PCBLibraries.com/forum/member_profile.asp?PF=11266">drj-bbe</a><br /><strong>Subject:</strong> 1733<br /><strong>Posted:</strong> 16 Jul 2015 at 6:18pm<br /><br /><P>Many thanks for your explanation.</P>]]>
   </description>
   <pubDate>Thu, 16 Jul 2015 18:18:37 +0000</pubDate>
   <guid isPermaLink="true">https://www.PCBLibraries.com/forum/ipc7351-placement-tolerance-setting_topic1733_post7094.html#7094</guid>
  </item> 
  <item>
   <title><![CDATA[IPC-7351 Placement Tolerance Setting :  We (PCB Libraries, Inc.) and...]]></title>
   <link>https://www.PCBLibraries.com/forum/ipc7351-placement-tolerance-setting_topic1733_post7093.html#7093</link>
   <description>
    <![CDATA[<strong>Author:</strong> <a href="https://www.PCBLibraries.com/forum/member_profile.asp?PF=3">Tom H</a><br /><strong>Subject:</strong> 1733<br /><strong>Posted:</strong> 16 Jul 2015 at 7:54am<br /><br />We (PCB Libraries, Inc.) and IPC agrees with you&nbsp;too. <div>&nbsp;</div><div>We're working on the new IPC-7351C and we removed the manufacturing tolerances from the standard mathematical model. In our&nbsp;last committee meeting at IPC APEX is was voted to remove the manufacturing tolerances but we need to simulate the new math on a variety of components and compare the results. &nbsp;</div><div>&nbsp; </div><div>This update will be reflected in V2016 Library Expert after we run tests for the next few months. </div><div>&nbsp; </div><div>But it's OK for you to change the manufacturing tolerance in the current Library Expert. It's a User Definable setting. I would also make the fabrication tolerance 0 because every fabrication shop swells the outer layer etch to compensate for their etching process tolerance. There is no need for double tolerance. </div>]]>
   </description>
   <pubDate>Thu, 16 Jul 2015 07:54:24 +0000</pubDate>
   <guid isPermaLink="true">https://www.PCBLibraries.com/forum/ipc7351-placement-tolerance-setting_topic1733_post7093.html#7093</guid>
  </item> 
  <item>
   <title><![CDATA[IPC-7351 Placement Tolerance Setting : Hello,   For placement tolerance...]]></title>
   <link>https://www.PCBLibraries.com/forum/ipc7351-placement-tolerance-setting_topic1733_post7092.html#7092</link>
   <description>
    <![CDATA[<strong>Author:</strong> <a href="https://www.PCBLibraries.com/forum/member_profile.asp?PF=11266">drj-bbe</a><br /><strong>Subject:</strong> 1733<br /><strong>Posted:</strong> 15 Jul 2015 at 7:36pm<br /><br />Hello,<div>&nbsp; </div><div>For placement tolerance below, it means tolerance for component placed by SMT pick&amp;place machine, right?</div><div>&nbsp;</div><div>Why the default&nbsp;accuracy is so high 0.025mm? We used FUJI AIM machine which placement accuracy is 0.04mm.</div><div>&nbsp;</div><div><img src="http://www.pcblibraries.com/forum/uploads/11266/Untitled2.png" height="294" width="340" border="0" /></div>]]>
   </description>
   <pubDate>Wed, 15 Jul 2015 19:36:51 +0000</pubDate>
   <guid isPermaLink="true">https://www.PCBLibraries.com/forum/ipc7351-placement-tolerance-setting_topic1733_post7092.html#7092</guid>
  </item> 
 </channel>
</rss>